FIG. 1A






FIG. 1B










FIG. 4






FIG. 5









FIG. 8







FIG. 10






FIG. 11




FIG. 12




FIG. 13




FIG. 14

- WL(unsel.)=-1.5v -EL(unsel.)=-1v - SL(unsel.)=0v - WL(sel.)=1.5v —SL(sel.)=0v - EL(sel.)=0v 7102 BL(unsel.) =0v -103 Bit Line Selector i+1 Sense Unit BL(sel.) =-1v Bias Condition of "1" Write (Type2) Selected Cell BL(unsel.) =0v Bit Line Selector i Sense Unit BL(sel.) =-1v Selected Cell-

FIG. 15





FIG. 16






FIG. 18

FIG. 19

Write Sequence 1

Step 1 Write "1" into all selected cells Step 2 Write "0" into selected cells with Write Data "0" being applied

FIG. 20

Write Sequence 2




FIG. 21

Write Sequence 3





FIG. 22

Write Sequence 4







FIG. 23


FIG. 24

Memory Cell Array



[PRIOR ART]

FIG. 25



[PRIOR ART]

FIG. 26




FIG. 27




FIG. 28





FIG. 29

Bias Condition of Unselected Cell



[PRIOR ART]